A 4Gb/s CMOS fully-differential analog dual delay-locked loop clock/data recovery circuit
نویسندگان
چکیده
A 4Gb/s power and area efficient clock/data recovery (CDR) circuit is proposed. Fully-differential design is employed to reject any common mode noises and to significantly reduce power/ground bounce. An analog dual delay-locked loop (DLL) architecture continuously aligns the clock sampling edge to the center of incoming data eye-opening. A self-correcting function prevents the phase capture range limitation of traditional DLLs. The prototype circuit is implemented in 0.18um CMOS technology. Using 0.18μm CMOS technology, the CDR occupies a small area of 200 x 320 2 um and dissipates low power of 27mW from 2V power supply.
منابع مشابه
A 1.0Gbps CMOS Oversampling Data Recovery Circuit with Fine Delay Generation Method∗
This paper describes an oversampling data recovery circuit composed of an analog delay locked loop and a digital decision logic. The novel oversampling technique is based on the delay locked loop circuit locked to multiple clock periods rather than a single clock period, which generates the timing resolution less than the gate delay of the delay chain. The digital logic for data recovery was im...
متن کاملA 0.18-µm CMOS clock and data recovery circuit with reference-less dual loops
A half-rate reference-less clock and data recovery circuit is proposed, incorporating a coarse frequency-locked loop and a fine phase-locked loop with smooth switching to prevent adverse interaction and false locking. Fabricated in a 0.18-μm CMOS process, the recovered clock exhibits a peak-topeak jitter of 60ps for a 2-Gb/s PRBS-7 data and a phase noise of –93.5 dBc/Hz at 1-MHz offset. The cor...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملA 900 Mbit/s CMOS Data Recovery DLL using Half-Frequency Clock
A CMOS sub-circuit that is able to improve data communication is described. It removes jitter and hence improves the eye diagram of high-speed digital data signal. The circuit is based on a delay-locked loop and uses a half-frequency reference clock. The prototype circuit is fabricated in 2.5 V, 0.25-μm CMOS and occupies an area of only 270 x 50 μm. It is demonstrated that at 900 Mbit/s NRZ dat...
متن کاملA 40-Gb/s Clock and Data Recovery Circuit in 0.18- m CMOS Technology
A phase-locked clock and data recovery circuit incorporates a multiphase LC oscillator and a quarter-rate bang-bang phase detector. The oscillator is based on differential excitation of a closed-loop transmission line at evenly spaced points, providing half-quadrature phases. The phase detector employs eight flip-flops to sample the input every 12.5 ps, detecting data transitions while retiming...
متن کامل